

High Speed 256K x 16Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 262,144 x 16 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Access time (-4), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 256Kx16 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

Part Identification

- KM416C254D/DL (5V, 512K Ref.)

Active Power Dissipation

Unit : mW

Speed	Active Power Dissipation
-4	990

Refresh Cycles


Part NO.	V _{CC}	Refresh cycle	Refresh period	
			Normal	L-ver
C254D	5V	512K	8ms	128ms

Performance Range:

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
-4	40ns	13ns	69ns	17ns


- Extended Data Out Mode operation
- 2 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in 40-pin SOJ 400mil and 44(40)-pin TSOP(II) 400mil packages
- Triple +5V; 10% power supply

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0 - A8	Address Inputs
DQ0 - 15	Data In/Out
Vss	Ground
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Upper Column Address Strobe
$\overline{\text{LCAS}}$	Lower Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
Vcc	Power(+5V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN,VOUT	-1.0 to +7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1.0 to +7.0	V
Storage Temperature	Tstg	-55 to +150	°C
Power Dissipation	Pd	1.1	W
Short Circuit Output Current	Ios	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA= 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Units
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.4	-	Vcc+1.0*1	V
Input Low Voltage	VIL	-1.0 *2	-	0.8	V

*1 : Vcc+2.0V/20ns(5V), Pulse width is measured at Vcc

*2 : -2.0V/20ns(5V), Pulse width is measured at Vss

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0V≤VIN≤VIN+0.5V, all other input pins not under test=0 Volt)	II(L)	-5	5	uA
Output Leakage Current (Data out is disabled, 0V≤VOUT≤Vcc)	IO(L)	-5	5	uA
Output High Voltage Level(IoH=-5mA)	VOH	2.4	-	V
Output Low Voltage Level(IoL=4.2mA)	VOL	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Max	Units
ICC1	Don't care	180	mA
ICC2	Don't care	2	mA
ICC3	Don't care	180	mA
ICC4	Don't care	145	mA
ICC5	Normal L	1 150	mA uA
ICC6	Don't care	180	mA
ICC7	L	300	uA
ICCS	L	200	uA

ICC1* : Operating Current (\overline{RAS} and \overline{UCAS} , \overline{LCAS} , Address cycling @tRC=min.)

ICC2 : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$)

ICC3* : \overline{RAS} -only Refresh Current ($\overline{UCAS}=\overline{LCAS}=V_{IH}$, \overline{RAS} , Address cycling @tRC=min.)

ICC4* : Extended Data Out Mode Current ($\overline{RAS}=V_{IL}$, \overline{UCAS} or \overline{LCAS} , Address cycling @tHPC=min.)

ICC5 : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$)

ICC6* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{UCAS} or \overline{LCAS} cycling @tRC=min.)

ICC7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})=0.2V, \overline{UCAS} , \overline{LCAS} =0.2V,

Din=Don't care, TRC=31.25us, TRAS=TRASmin~300ns

ICCS : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$, $\overline{W}=\overline{OE}=A_0 \sim A_{12}(A_{11})=V_{CC}-0.2V$ or 0.2V,

DQ0 ~ DQ15= $V_{CC}-0.2V$, 0.2V or Open

***Note :** ICC1, ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. In ICC1, ICC3, ICC6 and ICC7, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In ICC4, address can be changed maximum once within one Hyper page mode cycle time, tHPC.

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A12]	CIN1	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ15]	CDQ	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{ih}/V_{il}=2.8/0.4\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	-4		Units	Note
		Min	Max		
Random read or write cycle time	t _{RC}	69		ns	
Read-modify-write cycle time	t _{RWC}	94		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		40	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		13	ns	3,4,5
Access time from column address	t _{AA}		20	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	t _{CEZ}	3	11	ns	6,13
Transition time (rise and fall)	t _r	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	25		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	40	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	9		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	34		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	6.5	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	18	27	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	13	20	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		ns	
Row address set-up time	t _{ASR}	0		ns	
Row address hold time	t _{RAH}	8		ns	
Column address set-up time	t _{ASC}	0		ns	14
Column address hold time	t _{CAH}	6.5		ns	14
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	20		ns	
Read command set-up time	t _{RCS}	0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		ns	8
Write command set-up time	t _{WCS}	0			7
Write command hold time	t _{WCH}	7		ns	
Write command pulse width	t _{WP}	7		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	8		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	6		ns	17

* $0^\circ\text{C} \leq T_A \leq 60^\circ\text{C}$, Output Loading(C_L) = 30pF

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-4		Units	Note
		Min	Max		
Data set-up time	tDS	0		ns	9,20
Data hold time	tDH	6.5		ns	20
Refresh period (Normal)	tREF		8	ms	
Refresh period (L-ver)	tREF		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	28		ns	7,16
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	55		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	35		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	38			7
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		ns	18
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		ns	
$\overline{\text{CAS}}$ precharge time (CBR counter test cycle)	tCPT	20		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		23	ns	3
Hyper Page mode cycle time	tHPC	17		ns	11
Hyper Page read-modify-write cycle time	tHPRWC	48		ns	11
$\overline{\text{CAS}}$ precharge time (Hyper Page cycle)	tCP	6.5		ns	15
$\overline{\text{RAS}}$ pulse width (Hyper Page cycle)	tRASP	40	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	25		ns	
$\overline{\text{OE}}$ access time	tOEA		13	ns	13
$\overline{\text{OE}}$ to data delay	tOED	11		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	3	11	ns	6
$\overline{\text{OE}}$ command hold time	tOEH	13		ns	
Output data hold time	tDOH	4		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	tREZ	3	15	ns	6,13
Output buffer turn off delay from $\overline{\text{W}}$	tWEZ	3	11	ns	6
$\overline{\text{W}}$ to data delay	twED	11		ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	tOCH	5		ns	
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	tCHO	5		ns	
$\overline{\text{OE}}$ precharge time	tOEP	5		ns	
$\overline{\text{W}}$ pulse width (Hyper Page Cycle)	twPE	5		ns	
$\overline{\text{RAS}}$ pulse width (C-B-R self refresh)	tRASS	100		us	12
$\overline{\text{RAS}}$ precharge time (C-B-R self refresh)	tRPS	74		ns	12
$\overline{\text{CAS}}$ hold time (C-B-R self refresh)	tCHS	-50		ns	12

* 0; $\hat{E}_i \hat{A} \hat{T} \hat{A}_i \hat{A} 60; \hat{E}$, Output Loading(CL) = 30pF


NOTES

1. An initial pause of 200us is required after power-up followed by any 8 ROR or $\overline{\text{CER}}$ cycles before proper device operation is achieved.
2. Input voltage levels are V_{IH}/V_{IL} . $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 30pF. Dout reference level : $V_{OH}/V_{OL}=2.0V/0.8V$
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \leq t_{WCS}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \leq t_{CWD}(\text{min})$, $t_{RWD} \leq t_{RWD}(\text{min})$, $t_{AWD} \leq t_{AWD}(\text{min})$ and $t_{CPWD} \leq t_{CPWD}(\text{min})$ then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ falling edge in $\overline{\text{OE}}$ controlled write cycle and read-modify-write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. $t_{ASC} \leq 5\text{ns}$, Assume $t_T = 2.0\text{ns}$
12. 512cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).

KM416C254D/DL Truth Table

$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ0 - DQ7	DQ8-DQ15	STATE
H	H	H	H	H	Hi-Z	Hi-Z	Standby
L	H	H	H	H	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-

13. If \overline{RAS} goes high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} going
14. tASC, tCAH are referenced to the earlier \overline{CAS} rising edge.
15. tCP is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
16. tCWD is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
17. tCWL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.
18. tCSR is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
19. tCHR is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.



20. tDS, tDH are specified for earlier \overline{CAS} falling low.

